Logic minimization algorithms for VLSI synthesis

Logic minimization algorithms for VLSI synthesis

by Brayton, Robert K.

Type Book
Rate 0.0 /5

Title Statements

  • Full title :Logic minimization algorithms for VLSI synthesis / by Robert K. Brayton ...

Edition Statements

  • Publication Date:1985.
  • Edition:2. print

Publication Statements

  • Publisher(s):Kluwer
  • Place of Publication:Boston
  • Language:eng
  • Publication Date:1985.

The Physical Object

  • Description:IX, 193 Seiten : : Diagramme.

Edition Identifiers

  • ISBN:0898381649, 9780898381641
  • oclc:ocn246512111

Subjects

Writers

More from this Series

  • Systematic design of Sigma-Delta analog-to-digital converters

    2004
    more →
    Systematic design of Sigma-Delta analog-to-digital converters
  • Geographic location in the Internet

    [2005], ©2002.
    more →
    Geographic location in the Internet
  • Geographic location in the Internet

    c2002.
    more →
    Geographic location in the Internet
  • Geographic location in the internet

    cop. 2002.
    more →
  • System implementation

    1994.
    more →
    System implementation

Rate & Review

0.0/5
(0 people Voted)

No reviews yet. Be the first to rate this work.

Files & Downloads

  • Logic Minimization Algorithms for VLSI Synthesis …

    DJVU · 3.0 MB · updated
  • Logic minimization algorithms for VLSI synthesis …

    PDF · 10.7 MB · updated
  • The Bounding Approach to VLSI Circuit Simulation …

    PDF · 13.1 MB · updated
  • Logic Minimization Algorithms for VLSI Synthesis …

    PDF · 18.5 MB · updated