Logic minimization algorithms for VLSI synthesis

Logic minimization algorithms for VLSI synthesis

by Brayton, Robert King

Type Book
Rate 0.0 /5
Details
Files
Reviews
Download

Title Statements

  • Full title :Logic minimization algorithms for VLSI synthesis / by Robert K. Brayton .

Edition Statements

  • Publication Date:1985
  • Edition:3. print

Publication Statements

  • Publisher(s):Kluwer
  • Place of Publication:Boston
  • Language:eng
  • Publication Date:1985

The Physical Object

  • Description:IX, 193 Seiten : Diagramme

Edition Identifiers

  • ISBN:0898381649, 9780898381641
  • oclc:on1067411981

Subjects

Algorithmus Minimierung Optimierung synthese VLSI

Writers

Brayton, Robert King

More from this Series

  • Top-down design of high-performance sigma-delta modulators

    2001.
    more →
    Top-down design of high-performance sigma-delta modulators

  • Top-down design of high-performance Sigma-Delta modulators

    ©1999.
    more →
    Top-down design of high-performance Sigma-Delta modulators

  • Top-down design of high-performance sigma-delta modulators

    ©1999.
    more →
    Top-down design of high-performance sigma-delta modulators

  • Top down design of high performance sigma delta modulators

    2009.
    more →
    Top down design of high performance sigma delta modulators

  • Top-down design of high-performance sigma-delta modulators

    ©1999.
    more →
    Top-down design of high-performance sigma-delta modulators

Rate & Review

0.0/5
(0 people Voted)

No reviews yet. Be the first to rate this work.

Files & Downloads

  • Logic Minimization Algorithms for VLSI Synthesis …

    DJVU · 3.0 MB · updated
    Login →

  • Logic minimization algorithms for VLSI synthesis …

    PDF · 10.7 MB · updated
    Login →

  • The Bounding Approach to VLSI Circuit Simulation …

    PDF · 13.1 MB · updated
    Login →

  • Logic Minimization Algorithms for VLSI Synthesis …

    PDF · 18.5 MB · updated
    Login →
Log in to request a copy