Logic minimization algorithms for VLSI synthesis

Logic minimization algorithms for VLSI synthesis

by Brayton, Robert King

Type Book
Rate 0.0 /5

Title Statements

  • Full title :Logic minimization algorithms for VLSI synthesis / by Robert King Brayton a.o.

Edition Statements

  • Publication Date:1984.

Publication Statements

  • Publisher(s):Kluwer
  • Place of Publication:Boston - Mass. a.o
  • Language:eng
  • Publication Date:1984.

The Physical Object

  • Description:IX, 193 Seiten ; : fig.; Tabellen. : 24 cm :

Edition Identifiers

  • ISBN:0898381649, 9780898381641
  • oclc:ocn636742002
  • LC Classification:TK7868.L6
  • Dewey Decimal:621.381/73

Subjects

Writers

More from this Series

  • Logic minimization algorithms for VLSI synthesis

    1984.
    more →
    Logic minimization algorithms for VLSI synthesis

Rate & Review

0.0/5
(0 people Voted)

No reviews yet. Be the first to rate this work.

Files & Downloads

  • Logic Minimization Algorithms for VLSI Synthesis …

    DJVU · 3.0 MB · updated
  • Logic minimization algorithms for VLSI synthesis …

    PDF · 10.7 MB · updated
  • The Bounding Approach to VLSI Circuit Simulation …

    PDF · 13.1 MB · updated
  • Logic Minimization Algorithms for VLSI Synthesis …

    PDF · 18.5 MB · updated