Logic synthesis and verification algorithms

by Hachtel, Gary D.

Type Book
Rate 0.0 /5
Details
Files
Reviews
Download

Title Statements

  • Full title :Logic synthesis and verification algorithms / by Gary D. Hachtel, Fabio Somenzi.

Edition Statements

  • Publication Date:cop. 2002, 1996.

Publication Statements

  • Publisher(s):Kluwer Academic
  • Place of Publication:Boston
  • Language:eng
  • Publication Date:cop. 2002, 1996.

Notes

El. reprodukcija.

The Physical Object

  • Description:xxxii, 597 str. : : ilustr.

Edition Identifiers

  • oclc:ocn839947195
  • LC Classification:TK7874.75

Subjects

Circuits intégrés -- Vérification Computer-aided design computer-aided designs (visual works) Conception assistée par ordinateur Integrated circuits -- Verification Integrated circuits -- Very large scale… Logic design -- Data processing Structure logique -- Informatique

Writers

Hachtel, Gary D. Somenzi, Fabio

Rate & Review

0.0/5
(0 people Voted)

No reviews yet. Be the first to rate this work.

Files & Downloads

No downloadable files are registered for this work yet.

Log in to request a copy