System on chip interfaces for low power design

System on chip interfaces for low power design

by Mishra, Sanjeeb

Type Book
Rate 0.0 /5

Title Statements

  • Full title :System on chip interfaces for low power design / Sanjeeb Mishra, Neeraj Kumar Singh, Vijayakrishnan Rousseau.

Edition Statements

  • Publication Date:©2016

Publication Statements

The Physical Object

  • Description:1 online resource

Edition Identifiers

  • ISBN:9780128017906, 0128017902, 0128016302, 9780128016305
  • oclc:ocn929952097
  • LC Classification:TK7895.E42
  • Dewey Decimal:004.1

Table of Contents

Front Cover; System on Chip Interfaces for Low Power Design; Copyright; Copyright Permissions; Dedication; Contents; Acknowledgments; Chapter 1: SoC Design Fundamentals and Evolution; Introduction; Typical system components; Categorization of computer systems; System approach to design; Hardware software co-design; System design methodologies; System on board; Advantages of SoB; Disadvantages of SoB; System on chip; Advantages of SoC; Disadvantages of SoC; System in a package; Advantages of SiP; Disadvantages of SiP; Application-specific integrated circuit; Advantages of ASIC.

Disadvantages of ASICSystem on programmable chip; Advantage of SoPC; Disadvantage of SoPC; System design trends; Hardware IC design fundamentals; Chip design tradeoff; Chapter 2: Understanding Power Consumption Fundamentals; Why power optimization is important; Power consumption in IC; Static power; Leakage power; Standby power; Dynamic power; Power optimization in IC; Power consumption of a system; Power optimization at the system level; Active power management; Idle power management; Connected standby power management; ACPI states; Global and system states; Device states; Processor states.

Chapter 3: Gen…

Read More ↓

Subjects

Writers

Rate & Review

0.0/5
(0 people Voted)

No reviews yet. Be the first to rate this work.

Files & Downloads

  • System on Chip Interfaces for Low Power Design --…

    PDF · 15.3 MB · updated