Harnessing VLSI system design with EDA tools

Harnessing VLSI system design with EDA tools

by Kamat, Rajanish K.

Type Book
Rate 0.0 /5

This book explores various dimensions of EDA technologies for achieving different goals in VLSI system design. Although the scope of EDA is very broad and comprises diversified hardware and software tools to accomplish different phases of VLSI system design, such as design, layout, simulation, testability, prototyping and implementation, this book focuses only on demystifying the code, a.k.a. firmware development and its implementation with FPGAs. Since there are a variety of languages for syst…

Read More ↓

Title Statements

  • Full title :Harnessing VLSI system design with EDA tools / Rajanish K. Kamat [and others].

Summary

This book explores various dimensions of EDA technologies for achieving different goals in VLSI system design. Although the scope of EDA is very broad and comprises diversified hardware and software tools to accomplish different phases of VLSI system design, such as design, layout, simulation, testability, prototyping and implementation, this book focuses only on demystifying the code, a.k.a. firmware development and its implementation with FPGAs. Since there are a variety of languages for system design, this book covers various issues related to VHDL, Verilog and System C synergized with EDA tools, using a variety of case studies such as testability, verification and power consumption. * Covers aspects of VHDL, Verilog and Handel C in one text; * Enables designers to judge the appropriateness of each EDA tool for relevant applications; * Omits discussion of design platforms and focuses on design case studies; * Uses design case studies from diversified application domains such as network on chip, hospital on chip, analog to digital conversion and embedded system design; * Facilitates with code and tool flows the design cycle for systems on chip with increasing complexity; * Demonstrates standard development cycles, making use of latest concepts such as 'Soft IP Cores, 'Hardware Software Codesign etc.

Read More ↓

Edition Statements

  • Publication Date:©2012.

Publication Statements

The Physical Object

  • Description:1 online resource (xxvii, 154 pages) : : illustrations (some color)

Edition Identifiers

  • ISBN:9789400718647, 9400718640
  • oclc:ocn756509274
  • LC Classification:TK7874.75
  • Dewey Decimal:621.39/5

Table of Contents

Introduction -- Development of FPGA Based Network on Chip for Circumventing Spam -- Analog Front End and FPGA Based Soft IP Core for ECG Logger -- FPGA Based Multifunction Interface for Embedded Applications -- FPGA Based High Resolution Time to Digital Converter.

Read More ↓

Subjects

Writers

Rate & Review

0.0/5
(0 people Voted)

No reviews yet. Be the first to rate this work.

Files & Downloads

No downloadable files are registered for this work yet.