In this thesis we present new methods that contribute to higher fault coverage and shorter test time for testing bridging faults in VLSI circuits. We present a hierarchical bridging fault extraction method which has same degree of accuracy as a flat extractor. In addition, it is…
"1" Result
Sort By: