Automatic design verification and test generation for digital systems by S. M. Leinwand 0 Type: Thesis