In the past, instruction fetch speeds have been improved by using cache schemes that capture the actual program flow. In this dissertation, we present the architecture of a new instruction cache named code pattern cache (CPC); the cache is used with superscalar processors. CPC's…
"1" Result
Sort By: