Thesiss

Shrinkage of feature size allows future system-on-chip (SOC) to have various types of digital and analog IP cores. Each IP typically has different native testing requirements and design for tests (DFTs). Generally, DFTs reduce cost by reducing the I/O data rate requirements, low…